PTO/SB/21 (09-04)

Approved for use through 07/31/2006, OMB 0651-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

The state of the s		A Catley November	T	09/640,260				
TRANSMITTAL FORM		Application Number		4626		Bes	-11	
		Confirmation Number	er			CENTRAL	EIVED	
		Filing Date		08/16/2000				
		First Named Invento	or	Joseph B. T	ompkins		2 8 200	5
(to be used for all correspondence after initial filing) Total Number of Pages in This Submission 17		Art Unit		2662			1	
		Examiner Name		Gregory B.				
		Attorney Docket Nu	mber	00CXT0490	N-2		•	
	ENCLO	SURES (check all that	apply)				į	
Fee Transmittal Form	Drawing(s	s) -related Papers				unication to TC		
Fee Attached	Licensing			Appeal Communication to Board of Appeals and Interferences				
Amendment / Reply	Petition			Appeal C	ommunication otice, Brief, Rep	to TC ply Brief)	į	
After Final	Petition to Convert to a Provisional Application			Proprieta	ry Information			
Affidavits/declaration(s)	Power of Attorney, Revocation Change of Correspondence Address			Status Le	etter			
Extension of Time Request	Terminal Disclaimer				nclosure(s) entify below):			
Express Abandonment Request	Request for Refund CD, Number of CD(s)							
Information Disclosure Statement	☐ Landscape Table on CD						1	
Certified Copy of Filolity	Remarks determined Account No.	It is believed that that fees are due, the C . 502622 for the require	commissi	are due in this oner is autho	s matter. Hov	wever, If it is Deposit		
SIGN	ATURE OF	APPLICANT, ATTOR	RNEY, O	RAGENT			4	
Firm	LLC							
Signature #24								
Printed Name	ebb							
Date	10/28/2005 Reg. No.			44,395			_[
		ATE OF TRANSMISS					7	
I hereby certify that this correspondence Mall Stop Appeal Brief-Patents, Commis-	e is being fac sioner for Pa	csimile transmitted to the tents, P.O. Box 1450, Al	e USPTO exandria,	, fax number (VA 22313-145	(571) 273-830 50 on the date	0, addressed to: shown below.		
Signature	e Car	neron						
Typed or printed name Jamie Cam			Date	10/28/2005	and by the USPTO to	ノ		

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO, Tine will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this purpose, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

FAX NO. 3039389995

RECEIVED CENTRAL FAX CENTER

OCT 2 8 2005

PATENT APPLICATION

Setter Ollila LLC 2060 Broadway Suite 300 Boulder, Colorado 80302

ATTORNEY DOCKET NO. 00CXT0490N-2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventor(s): Joseph B. Tompkins

Serial No.: 09/640,260

Examiner: Gregory B. Sefcheck

Filing Date: 08/16/2000

Group Art Unit: 2662

Title:

Integrated Circuit that Processes Communication Packets with a Buffer

Management Engine Having a Pointer Cache

MAILSTOP: Appeal Brief-Patents COMMISSIONER FOR PATENTS P. O. Box 1450 Alexandria, VA 22313-1450

BRIEF ON APPEAL

INTRODUCTION

Pursuant to the provisions of 37 CFR § 1.191 et seq., applicants hereby appeal to the Board of Patent Appeals and Interferences (the "Board") from the examiner's final rejection dated 6/15/2005.

REAL PARTY IN INTEREST

The entire interest in the present application has been assigned to Conexant Systems, Inc. as recorded at Reel 011247, Frame 0905.

RELATED APPEALS AND INTERFERENCES

There are no related appeals or interferences.

STATUS OF CLAIMS

Claims 1 - 4, 6 - 21, 23 - 28 and 30 - 34 are pending.

Claims 5, 22 and 29 have been canceled.

Claims 1-4, 6-21, 23-28 and 30-34 have been finally rejected.

Claims 1-4, 6-21, 23-28 and 30-34 are on appeal.

STATUS OF AMENDMENTS

There are no pending amendments.

SUMMARY OF CLAIMED SUBJECT MATTER

The invention is in the field of integrated circuits that process communication packets. The integrated circuit has a core processor (104) configured to create a plurality of external buffers that are external to the integrated circuit and configured to store the communication packets where each external buffers is associated with a pointer that corresponds to the external buffer (page 20 lines 21-23).

The integrated circuit has a pointer cache (523) configured to store the pointers that correspond to the external buffers (page 21 lines 4-13).

The integrated circuit has control logic (524) configured to allocate the external buffers as the corresponding pointers are read from the pointer cache (523) and de-allocate the external buffers as the corresponding pointers are written back to the pointer cache (523) wherein the control logic (524) is configured to transfer an exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold (page 5 lines 7 – 9 and page 21 lines 4 – 13).

The core processor (104) configured to create additional external buffers and their corresponding pointers in response to the exhaustion signal.

A method of operating an integrated circuit by creating a plurality of external buffers that are external to the integrated circuit and that are configured to store the communication packets (page 20 lines 21 - 23).

The integrated circuit creating a plurality of pointers where each pointer corresponds to one of the plurality of external buffers (page 20 lines 21 - 23). The integrated circuit storing a subset of the plurality of pointers in a pointer cache (523) in the integrated circuit (page 21 lines 4 - 13). The integrated circuit allocating the external buffers as the corresponding pointers are read from the pointer cache. The integrated circuit de-allocating the external buffers as the corresponding pointers are written back to the pointer cache (page 21 lines 4 - 13). The integrated circuit transferring an exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold (page 5 lines 7 - 9). The integrated circuit, in response to the exhaustion signal, creating additional external buffers and their corresponding pointers where the additional external buffers are external to the integrated circuit and are configured to store the communication packets.

Grounds of rejection to be reviewed on appeal

1. Whether claims 1 - 4, 7 - 9, 12, 13, 18 - 21, 23 - 26 and 30 are unpatentable under 35 U.S.C. § 103(a) over Yu et. al. (US 6,504,846) in view of Koufopaviou (US 5493652).

ARGUMENT

OUTLINE

- Summary of the brief on appeal.
- II. Summary of the requirements for prima facie obviousness.
- III. Claims 1-4, 6-21, 23-28 and 30-34 rejection

I. Summary of the brief on appeal

A. The 35 U.S.C. § 103(a) rejection of claims 1-4, 7-9, 12, 13, 18-21, 23-26 and 30 is improper because a *prima facie* case for obviousness has not been established, for the following reasons: (1) the cited art does not teach or suggest every element of the claim, (2) the examiner incorrectly characterizes the cited art.

II. Summary of the requirements for prima facie obviousness.

To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art and not based on applicant's disclosure. In re Vaeck, 947 F.2d 488, 20 USPQ2d 1438 (Fed. Cir. 1991).

MPEP 2143.03

The prior art reference (or references when combined) must teach or suggest all the claim limitations. In re Royka, 490 F.2d 981, 180 USPQ 580 (CCPA 1974).

If an independent claim is nonobvious under 35 U.S.C. 103, then any claim dependent therefrom is nonobvious. *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988).

MPEP 2142.

"To establish a prima facie case of obviousness, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings."

"To establish a prima facie case of obviousness, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings." MPEP 2142. "The teaching or suggestion to make the claimed combination... must both be found in the prior art, and not based on applicant's disclosure." In re Vaeck, 947 F.2ed 488, 20 USPQ2ed 1438 (Fed. Cir. 1991). "The level of skill in the art cannot be relied upon to provide the suggestion to combine references." Al-Site corp. v. VSI Int'l Inc., 174 F.3d 1308, 50 USPQ2d 1161 (Fed. Cir. 1999). "The mere fact that references can be combined or modified does not render the resultant combination obvious unless the prior art also suggest the desirability of the combination" In re Mills, 916 F.2d 680, 16 USPQ2d 1430 (Fed. Cir. 1990).

III. Claims 1-4, 6-21, 23-28 and 30-34 rejection.

Claim 1 has been finally rejected as being unpatentable under 35 U.S.C. § 103(a) over Yu et. al. (US 6,504,846) in view of Koufopaviou (US 5493652). Claim 1 requires:

1. An integrated circuit that processes communication packets, the integrated circuit comprising:

a core processor configured to create a plurality of external buffers that are external to the integrated circuit and configured to store the communication packets where each external buffers is associated with a pointer that corresponds to the external buffer;

a pointer cache configured to store the pointers that correspond to the external buffers; control logic configured to allocate the external buffers as the corresponding pointers are read from the pointer cache and de-allocate the external buffers as the corresponding pointers are written back to the pointer cache wherein the control logic is configured to transfer an

exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold; and

the core processor configured to create additional external buffers and their corresponding pointers in response to the exhaustion signal.

Claim 1 has the limitation that "the control logic is configured to transfer an exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold". The examiner states that Yu does not disclose transferring an exhaustion signal if the number of the pointers to the de-allocated buffers reaches a minimum threshold. The examiner cites column 3 lines 15 - 20, and column 4 lines 20 - 46 of Koufopaviou as teaching transferring of an exhaustion signal when the number of pointers to the de-allocated buffers reaches a minimum. The examiner has mischaracterized the cited art. Koufopaviou does not keep track of the number of pointers in the pointer memory. Because Koufopaviou does not keep track of the number of pointers in the pointer buffer, Koufopaviou can not compare the number of pointers to a threshold. Therefore Koufopaviou can not transfer an exhaustion signal when the number of pointers in a buffer falls below a threshold. The cited art talks about a buffer that contains pointers, but the number of pointers in the buffer is not compared to a threshold as required by claim 1. Because Yu and Koufopaviou do not transmits an exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold, as required by claim 1, the examiner has not established the requirements for a prima facie case of obviousness. Therefore Claim 1 is allowable as written.

Furthermore, in Koufopaviou, even when the number of pointers in the pointer buffer reach zero nothing happens. In fact the main idea in Koufopaviou is to reduce the number of pointers in the pointer buffer to zero, indicating that there are no empty buffers mixed in with the full buffers (i.e. all the empty buffers are in the contiguous empty buffer section). The current

invention is completely different in that the object is to maintain at least a minimum number of pointers in the buffer. Claim 1 also requires that "the core processor [is] configured to create additional external buffers and their corresponding pointers in response to the exhaustion signal". Koufopaviou does not create additional buffers in response to an exhaustion signal. First Koufopaviou does not generate an exhaustion signal as discussed above. Second Koufopaviou uses a circular buffer with a fixed number of spaces (see figure 1). Because Koufopaviou uses a circular buffer with a fixed number of spaces, Koufopaviou can not create additional buffer even if it received an exhaustion signal. Because Yu and Koufopaviou do not contain a core processor that creates additional buffers in response to the exhaustion signal, as required by claim 1, the examiner has not established the requirements for a *prima facie* case of obviousness. Therefore Claim 1 is allowable as written.

The prior art reference (or references when combined) must teach or suggest all the claim limitations. In re Royka, 490 F.2d 981, 180 USPQ 580 (CCPA 1974). Here, there are a number of elements required in claim 1 (discussed above) that are not taught by Koufopaviou et al. in combination with Yu et. al. Therefore the examiner has not established a prima facie case of obviousness and claim 1 is allowable as written.

Claims 2 – 4 and 6 – 17 are dependent on allowable claim 1 and are therefore allowable.

Claim 18 has been finally rejected as being unpatentable under 35 U.S.C. § 103(a) over

Yu et. al. (US 6,504,846) in view of Koufopaviou (US 5493652). Claim 18 requires

"transferring an exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold". As discussed above for claim 1 the combination of Yu and Koufopaviou do not teach transferring an exhaustion signal when the number of pointers reach a minimum threshold.

Claim 18 also requires that "in response to the exhaustion signal, creating additional external buffers and their corresponding pointers where the additional external buffers are external to the integrated circuit and are configured to store the communication packets". As discussed above for claim 1 the combination of Yu and Koufopaviou do not teach creating additional buffers in response to the exhaustion signal.

Because there are a number of elements required in claim 18 (discussed above) that are not taught by Koufopaviou et al. in combination with Yu et. al. the examiner has not established a *prima facie* case of obviousness and claim 18 is allowable as written.

Claims 19-21, 23-28 and 30-34 are dependent on allowable claim 18 and are therefore allowable.

Conclusion

In view of the above, applicant respectfully request that the examiner's rejection of claims 6-21, 23-28 and 30-34 be reversed.

The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 502622.

Respectfully submitted,

Date: 10/28/05

SIGNATURE OF PRACTITIONER

Steven L. Webb, Reg. No. 44,395

Setter Ollila LLC

Telephone: (303) 938-9999 ext. 22

Facsimile: (303) 938-9995

APPENDIX I CLAIMS CURRENTLY PENDING

1. An integrated circuit that processes communication packets, the integrated circuit comprising:

a core processor configured to create a plurality of external buffers that are external to the integrated circuit and configured to store the communication packets where each external buffers is associated with a pointer that corresponds to the external buffer;

a pointer cache configured to store the pointers that correspond to the external buffers; control logic configured to allocate the external buffers as the corresponding pointers are read from the pointer cache and de-allocate the external buffers as the corresponding pointers are written back to the pointer cache wherein the control logic is configured to transfer an exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold; and

the core processor configured to create additional external buffers and their corresponding pointers in response to the exhaustion signal.

- 2. The integrated circuit of claim 1 wherein the control logic is configured to track a number of the pointer to the de-allocated external buffers.
- 3. The integrated circuit of claim 1 wherein the control logic is configured to transfer additional pointers to the pointer cache if a number of the pointers to the de-allocated buffers reaches a minimum threshold.
- 4. The integrated circuit of claim 1 wherein the control logic is configured to transfer an excess portion of the pointers from the pointer cache if the number of the pointers to the de-allocated buffers reaches a maximum threshold.
- (Canceled).
- 6. The integrated circuit of claim 1 wherein the external buffers are distributed among at least

two pools.

- 7. The integrated circuit of claim 1 wherein the external buffers and the pointers to the external buffers are distributed among a plurality of classes.
- 8. The integrated circuit of claim 7 wherein the control logic is configured to track a number of the pointers to the de-allocated external buffers for at least one of the classes.
- The integrated circuit of claim 7 wherein the control logic is configured to track a number of the pointers to the allocated external buffers for at least one of the classes.
- 10. The integrated circuit of claim 7 wherein the control logic is configured to borrow at least some of the pointers from a first one of the classes for use by a second one of the classes.
- 11. The integrated circuit of claim 7 wherein the control logic is configured to re-distribute at least some of the pointers from a first one of the classes to a second one of the classes.
- 12. The integrated circuit of claim 7 wherein the control logic is configured to transfer an exhaustion signal if a number of the pointers to the de-allocated buffers in one of the classes reaches a minimum threshold.
- 13. The integrated circuit of claim 7 wherein the control logic is configured to track a number of the pointer distributed to one of the classes.
- 14. The integrated circuit of claim 7 wherein at least one of the classes is associated only with constant bit rate packets.
- 15. The integrated circuit of claim 7 wherein at least one of the classes is associated only with available bit rate packets.
- 16. The integrated circuit of claim 7 wherein at least one of the classes is associated only with variable bit rate packets.

- 17. The integrated circuit of claim 7 wherein at least one of the classes is associated only with unspecified bit rate packets.
- 18. A method of operating an integrated circuit that processes communication packets, the method comprising:

creating a plurality of external buffers that are external to the integrated circuit and that are configured to store the communication packets,

creating a plurality of pointers where each pointer corresponds to one of the plurality of external buffers;

storing a subset of the plurality of pointers in a pointer cache in the integrated circuit; allocating the external buffers as the corresponding pointers are read from the pointer cache:

de-allocating the external buffers as the corresponding pointers are written back to the pointer cache;

transferring an exhaustion signal if a number of the pointers to the de-allocated buffers reaches a minimum threshold; and

in response to the exhaustion signal, creating additional external buffers and their corresponding pointers where the additional external buffers are external to the integrated circuit and are configured to store the communication packets.

- 19. The method of claim 18 further comprising tracking a number of the pointer to the deallocated external buffers.
- 20. The method of claim 18 further comprising transferring additional pointers to the pointer cache if a number of the pointers to the de-allocated buffers reaches a minimum threshold.
- 21. The method of claim 18 further comprising transferring an excess portion of the pointers from the pointer cache if the number of the pointers to the de-allocated buffers reaches a maximum threshold.
- 22. (Canceled).

- 23. The method of claim 18 wherein the external buffers are distributed among at least two pools.
- 24. The method of claim 18 wherein the external buffers and the pointers to the external buffers are distributed among a plurality of classes.
- 25. The method of claim 24 further comprising tracking a number of the pointers to the deallocated external buffers for at least one of the classes.
- 26. The method of claim 24 further comprising tracking a number of the pointers to the allocated external buffers for at least one of the classes.
- 27. The method of claim 24 further comprising borrowing at least some of the pointers from a first one of the classes for use by a second one of the classes.
- 28. The method of claim 24 further comprising re-distributing at least some of the pointers from a first one of the classes to a second one of the classes.
- 29. (Canceled).
- 30. The method of claim 24 further comprising tracking a number of pointers distributed to one of the classes.
- 31. The method of claim 24 wherein at least one of the classes is associated only with constant bit rate packets.
- 32. The method of claim 24 wherein at least one of the classes is associated only with available bit rate packets.
- 33. The method of claim 24 wherein at least one of the classes is associated only with variable bit rate packets.

34. The method of claim 24 wherein at least one of the classes is associated only with unspecified bit rate packets.

None submitted.

No related proceedings.